

Technology Center 2100

[illegible][illegible]

EXAMINER INITIAL	OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)	
DJH	4	Piyush Patel, et al., "Architectural Features of the i860™ - Microprocessor RISC Core and On-Chip Caches," Proceedings of the International Conference on Computer Design: VLSI In Computers and Processors (1989), pp. 385-390

EXAMINER <u>Dan J. Hurin</u>	DATE CONSIDERED <u>12-9-02</u>
------------------------------	--------------------------------

*EXAMINER: INITIAL IF CITATION CONSIDERED, WHETHER OR NOT CITATION IS IN CONFORMANCE WITH MPEP 609; DRAW LINE THROUGH CITATION IF NOT IN CONFORMANCE AND NOT CONSIDERED, INCLUDE COPY OF THIS FORM WITH NEXT COMMUNICATION TO APPLICANT.

FORM PTO-1449

U.S. DEPARTMENT OF COMMERCE
PATENT AND TRADEMARK OFFICE

ATTY. DOCKET NO.

ARC.005A

APPLICATION NO.

09/523,877

INFORMATION DISCLOSURE STATEMENT
BY APPLICANT

USE SEVERAL SHEETS IF NECESSARY)

APPLICANT
Peter Wames, et al.FILING DATE
March 13, 2000GROUP
2784

RECEIVED

JUN 27 2001

Technology Center 2100

U.S. PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE (IF APPROPRIATE)
DJH	5	5,491,640	02/13/96	Sharma, et al.			
DJH	6	5,493,508	02/20/96	Dangelo, et al.			
DJH	7	5,502,661	03/26/96	Wolfgang Glunz			
DJH	8	5,537,580	07/16/96	Giomi, et al. <i>Giomi et al</i>			
DJH	9	5,544,067	08/06/96	Rostoker, et al.			
DJH	10	5,555,201	09/10/96	Dangelo, et al.			
DJH	11	5,801,958	09/01/98	Dangelo, et al.			
DJH	12	5,812,416	09/22/98	Gupte, et al.			
DJH	13	5,841,663	11/24/98	Sharma, et al.			
DJH	14	5,854,930	12/29/98	McLain, et al.			
DJH	15	5,898,595	04/27/99	Bair, et al.			
DJH	16	6,026,219	02/15/00	Miller, et al.			
DJH	17	6,110,223	08/29/00	Southgate, et al.			

FOREIGN PATENT DOCUMENTS

EXAMINER INITIAL		DOCUMENT NUMBER	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION	
							YES	NO
DJH	18	WO 97 13209 A	April 1997	WIPO				

EXAMINER INITIAL	OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)	
DJH	19	Elms, A., "Tuning a Customisable RISC Core for DSP," Electronic Product Design, Sept. 1997, Vol. 18, No. 9, pages 19-20, 22, XP000909039
DJH	20	Berekovic, Mladen, et al., "A Core Generator for Fully Synthesizable and Highly Parameterizable RISC-Cores for System-On-Chip Designs, 1998 IEEE Workshop on Signal Processing Systems, Pages 561-568, XP-002137267
DJH	21	Yang, Jin-Hyuk, et al., "MetaCore: A Configurable & Instruction-Level Extensible DSP Core," Proceedings of the ASP-DAC '98 Asian and South Pacific Design Automation Conference 1998, pages 325-326, XP -002137268

EXAMINER INITIAL	OTHER DOCUMENTS (INCLUDING AUTHOR, TITLE, DATE, PERTINENT PAGES, ETC.)	
DJH	22	Application Serial No. 09/418,663 entitled "Method and Apparatus for Managing the Configuration and Functionality of a Semiconductor Design," filed October 14, 1999 – Attorney Docket No. ARC.001A
DJH	23	Application Serial No. 09/523,871 entitled "Method and Apparatus for Jump Control in a Pipelined Processor," filed March 13, 2000 – Attorney Docket No. ARC.006A
DJH	24	Application Serial No. 09/524,179 entitled "Method and Apparatus for Processor Pipeline Segmentation and Re-Assembly," filed March 13, 2000 – Attorney Docket No. ARC.007A
DJH	25	Application Serial No. 09/524,178 entitled "Method and Apparatus for Loose Register Encoding Within a Pipelined Processor," filed March 13, 2000 – Attorney Docket No. ARC.008A

EXAMINER	<i>David J. Hurin</i>	DATE CONSIDERED	<i>12-9-02</i>
<p>*EXAMINER: INITIAL IF CITATION CONSIDERED, WHETHER OR NOT CITATION IS IN CONFORMANCE WITH MPEP 609; DRAW LINE THROUGH CITATION IF NOT IN CONFORMANCE AND NOT CONSIDERED, INCLUDE COPY OF THIS FORM WITH NEXT COMMUNICATION TO APPLICANT.</p>			

RECEIVED
JUN 27 2001
Technology Center 2100